Message ID | 20240227195202.3887656-1-raj.khem@gmail.com |
---|---|
State | Accepted, archived |
Commit | 728784e4df700af86d0f848142b0085813e49090 |
Headers | show |
Series | python3-maturin: Recognise riscv32 architecture | expand |
Thank you for your submission. Patchtest identified one or more issues with the patch. Please see the log below for more information: --- Testing patch /home/patchtest/share/mboxes/python3-maturin-Recognise-riscv32-architecture.patch FAIL: test commit message presence: Please include a commit message on your patch explaining the change (test_mbox.TestMbox.test_commit_message_presence) PASS: pretest src uri left files (test_metadata.TestMetadata.pretest_src_uri_left_files) PASS: test CVE check ignore (test_metadata.TestMetadata.test_cve_check_ignore) PASS: test CVE tag format (test_patch.TestPatch.test_cve_tag_format) PASS: test Signed-off-by presence (test_mbox.TestMbox.test_signed_off_by_presence) PASS: test Signed-off-by presence (test_patch.TestPatch.test_signed_off_by_presence) PASS: test Upstream-Status presence (test_patch.TestPatch.test_upstream_status_presence_format) PASS: test author valid (test_mbox.TestMbox.test_author_valid) PASS: test lic files chksum modified not mentioned (test_metadata.TestMetadata.test_lic_files_chksum_modified_not_mentioned) PASS: test max line length (test_metadata.TestMetadata.test_max_line_length) PASS: test mbox format (test_mbox.TestMbox.test_mbox_format) PASS: test non-AUH upgrade (test_mbox.TestMbox.test_non_auh_upgrade) PASS: test shortlog format (test_mbox.TestMbox.test_shortlog_format) PASS: test shortlog length (test_mbox.TestMbox.test_shortlog_length) PASS: test src uri left files (test_metadata.TestMetadata.test_src_uri_left_files) SKIP: pretest pylint: No python related patches, skipping test (test_python_pylint.PyLint.pretest_pylint) SKIP: test bugzilla entry format: No bug ID found (test_mbox.TestMbox.test_bugzilla_entry_format) SKIP: test lic files chksum presence: No added recipes, skipping test (test_metadata.TestMetadata.test_lic_files_chksum_presence) SKIP: test license presence: No added recipes, skipping test (test_metadata.TestMetadata.test_license_presence) SKIP: test pylint: No python related patches, skipping test (test_python_pylint.PyLint.test_pylint) SKIP: test series merge on head: Merge test is disabled for now (test_mbox.TestMbox.test_series_merge_on_head) SKIP: test summary presence: No added recipes, skipping test (test_metadata.TestMetadata.test_summary_presence) SKIP: test target mailing list: Series merged, no reason to check other mailing lists (test_mbox.TestMbox.test_target_mailing_list) --- Please address the issues identified and submit a new revision of the patch, or alternatively, reply to this email with an explanation of why the patch should be accepted. If you believe these results are due to an error in patchtest, please submit a bug at https://bugzilla.yoctoproject.org/ (use the 'Patchtest' category under 'Yocto Project Subprojects'). For more information on specific failures, see: https://wiki.yoctoproject.org/wiki/Patchtest. Thank you!
diff --git a/meta/recipes-devtools/python/python3-maturin/0001-Add-32-bit-RISC-V-support.patch b/meta/recipes-devtools/python/python3-maturin/0001-Add-32-bit-RISC-V-support.patch new file mode 100644 index 00000000000..a0ef0c9e228 --- /dev/null +++ b/meta/recipes-devtools/python/python3-maturin/0001-Add-32-bit-RISC-V-support.patch @@ -0,0 +1,102 @@ +From a945706bd610c5400fc85a248d5e0c96ebd2e953 Mon Sep 17 00:00:00 2001 +From: Khem Raj <raj.khem@gmail.com> +Date: Tue, 27 Feb 2024 10:38:49 -0800 +Subject: [PATCH] Add 32-bit RISC-V support + +Tested with qemuriscv32 and it builds fine with all tests passed on a +qemu machine. + +Upstream-Status: Submitted [https://github.com/PyO3/maturin/pull/1969] +Signed-off-by: Khem Raj <raj.khem@gmail.com> +--- + src/target.rs | 11 ++++++++++- + 1 file changed, 10 insertions(+), 1 deletion(-) + +diff --git a/src/target.rs b/src/target.rs +index fbb93531..33fa9273 100644 +--- a/src/target.rs ++++ b/src/target.rs +@@ -69,6 +69,7 @@ pub enum Arch { + X86_64, + S390X, + Wasm32, ++ Riscv32, + Riscv64, + Mips64el, + Mips64, +@@ -91,6 +92,7 @@ impl fmt::Display for Arch { + Arch::X86_64 => write!(f, "x86_64"), + Arch::S390X => write!(f, "s390x"), + Arch::Wasm32 => write!(f, "wasm32"), ++ Arch::Riscv32 => write!(f, "riscv32"), + Arch::Riscv64 => write!(f, "riscv64"), + Arch::Mips64el => write!(f, "mips64el"), + Arch::Mips64 => write!(f, "mips64"), +@@ -115,7 +117,7 @@ impl Arch { + Arch::Powerpc | Arch::Powerpc64Le | Arch::Powerpc64 => "powerpc", + Arch::X86 => "i386", + Arch::X86_64 => "amd64", +- Arch::Riscv64 => "riscv", ++ Arch::Riscv32 | Arch::Riscv64 => "riscv", + Arch::Mips64el | Arch::Mips64 | Arch::Mipsel | Arch::Mips => "mips", + // sparc64 is unsupported since FreeBSD 13.0 + Arch::Sparc64 => "sparc64", +@@ -139,6 +141,7 @@ fn get_supported_architectures(os: &Os) -> Vec<Arch> { + Arch::S390X, + Arch::X86, + Arch::X86_64, ++ Arch::Riscv32, + Arch::Riscv64, + Arch::Mips64el, + Arch::Mips64, +@@ -158,6 +161,7 @@ fn get_supported_architectures(os: &Os) -> Vec<Arch> { + Arch::Powerpc64Le, + Arch::X86, + Arch::X86_64, ++ Arch::Riscv32, + Arch::Riscv64, + Arch::Mips64el, + Arch::Mipsel, +@@ -171,6 +175,7 @@ fn get_supported_architectures(os: &Os) -> Vec<Arch> { + Arch::Powerpc, + Arch::Powerpc64, + Arch::Powerpc64Le, ++ Arch::Riscv32, + Arch::Riscv64, + Arch::Sparc64, + ], +@@ -255,6 +260,7 @@ impl Target { + Architecture::Powerpc64le => Arch::Powerpc64Le, + Architecture::S390x => Arch::S390X, + Architecture::Wasm32 => Arch::Wasm32, ++ Architecture::Riscv32(_) => Arch::Riscv32, + Architecture::Riscv64(_) => Arch::Riscv64, + Architecture::Mips64(mips64_arch) => match mips64_arch { + Mips64Architecture::Mips64el => Arch::Mips64el, +@@ -343,6 +349,7 @@ impl Target { + Arch::X86_64 => "x86_64", + Arch::S390X => "s390x", + Arch::Wasm32 => "wasm32", ++ Arch::Riscv32 => "riscv32", + Arch::Riscv64 => "riscv64", + // It's kinda surprising that Python doesn't include the `el` suffix + Arch::Mips64el | Arch::Mips64 => "mips64", +@@ -388,6 +395,7 @@ impl Target { + } + Arch::Armv6L + | Arch::Wasm32 ++ | Arch::Riscv32 + | Arch::Riscv64 + | Arch::Mips64el + | Arch::Mips64 +@@ -418,6 +426,7 @@ impl Target { + | Arch::Wasm32 + | Arch::Mipsel + | Arch::Mips ++ | Arch::Riscv32 + | Arch::Powerpc => 32, + } + } +-- +2.44.0 + diff --git a/meta/recipes-devtools/python/python3-maturin_1.4.0.bb b/meta/recipes-devtools/python/python3-maturin_1.4.0.bb index 82e65abb24d..ed19ee647a0 100644 --- a/meta/recipes-devtools/python/python3-maturin_1.4.0.bb +++ b/meta/recipes-devtools/python/python3-maturin_1.4.0.bb @@ -5,6 +5,7 @@ LICENSE = "MIT | Apache-2.0" LIC_FILES_CHKSUM = "file://license-apache;md5=1836efb2eb779966696f473ee8540542 \ file://license-mit;md5=85fd3b67069cff784d98ebfc7d5c0797" +SRC_URI += "file://0001-Add-32-bit-RISC-V-support.patch" SRC_URI[sha256sum] = "ed12e1768094a7adeafc3a74ebdb8dc2201fa64c4e7e31f14cfc70378bf93790" S = "${WORKDIR}/maturin-${PV}"
Signed-off-by: Khem Raj <raj.khem@gmail.com> --- .../0001-Add-32-bit-RISC-V-support.patch | 102 ++++++++++++++++++ .../python/python3-maturin_1.4.0.bb | 1 + 2 files changed, 103 insertions(+) create mode 100644 meta/recipes-devtools/python/python3-maturin/0001-Add-32-bit-RISC-V-support.patch