diff mbox series

rust-target-config: Map rust target to OE target

Message ID 20230906000836.3136078-1-raj.khem@gmail.com
State Accepted, archived
Commit caca883b524a767d970d934744b0f2b0ef743e20
Headers show
Series rust-target-config: Map rust target to OE target | expand

Commit Message

Khem Raj Sept. 6, 2023, 12:08 a.m. UTC
Signed-off-by: Khem Raj <raj.khem@gmail.com>
---
 meta/classes-recipe/rust-target-config.bbclass | 2 ++
 1 file changed, 2 insertions(+)

Comments

Alexander Kanavin Sept. 6, 2023, 5:42 a.m. UTC | #1
The commit message should say 'powerpc 64 bit rust target'.

Alex

On Wed, 6 Sept 2023 at 02:08, Khem Raj <raj.khem@gmail.com> wrote:
>
> Signed-off-by: Khem Raj <raj.khem@gmail.com>
> ---
>  meta/classes-recipe/rust-target-config.bbclass | 2 ++
>  1 file changed, 2 insertions(+)
>
> diff --git a/meta/classes-recipe/rust-target-config.bbclass b/meta/classes-recipe/rust-target-config.bbclass
> index 9aa1fc4da51..926b0630b1f 100644
> --- a/meta/classes-recipe/rust-target-config.bbclass
> +++ b/meta/classes-recipe/rust-target-config.bbclass
> @@ -296,6 +296,8 @@ def llvm_cpu(d):
>      trans['i586'] = "i586"
>      trans['mips64'] = "mips64"
>      trans['mips64el'] = "mips64"
> +    trans['powerpc64le'] = "ppc64le"
> +    trans['powerpc64'] = "ppc64"
>      trans['riscv64'] = "generic-rv64"
>      trans['riscv32'] = "generic-rv32"
>      trans['loongarch64'] = "la464"
> --
> 2.42.0
>
>
> -=-=-=-=-=-=-=-=-=-=-=-
> Links: You receive all messages sent to this group.
> View/Reply Online (#187260): https://lists.openembedded.org/g/openembedded-core/message/187260
> Mute This Topic: https://lists.openembedded.org/mt/101183376/1686489
> Group Owner: openembedded-core+owner@lists.openembedded.org
> Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub [alex.kanavin@gmail.com]
> -=-=-=-=-=-=-=-=-=-=-=-
>
diff mbox series

Patch

diff --git a/meta/classes-recipe/rust-target-config.bbclass b/meta/classes-recipe/rust-target-config.bbclass
index 9aa1fc4da51..926b0630b1f 100644
--- a/meta/classes-recipe/rust-target-config.bbclass
+++ b/meta/classes-recipe/rust-target-config.bbclass
@@ -296,6 +296,8 @@  def llvm_cpu(d):
     trans['i586'] = "i586"
     trans['mips64'] = "mips64"
     trans['mips64el'] = "mips64"
+    trans['powerpc64le'] = "ppc64le"
+    trans['powerpc64'] = "ppc64"
     trans['riscv64'] = "generic-rv64"
     trans['riscv32'] = "generic-rv32"
     trans['loongarch64'] = "la464"