Patchwork [1/1] tune-ppc476.inc: Support ppc476

login
register
mail settings
Submitter Peter Seebach
Date July 16, 2012, 5:58 p.m.
Message ID <3b3a4d03862a624e300d93fdae7bbce2d6b80475.1342461305.git.peter.seebach@windriver.com>
Download mbox | patch
Permalink /patch/32177/
State Accepted
Commit 9ac6da9d0e0b9f7678752ff7b9c91e39c140b4e7
Headers show

Comments

Peter Seebach - July 16, 2012, 5:58 p.m.
A couple of boards use chips which perform noticably better
when optimized for the 476. Add a trivial tune file to let
them run better.

Signed-off-by: Peter Seebach <peter.seebach@windriver.com>
---
 meta/conf/machine/include/tune-ppc476.inc |   14 ++++++++++++++
 1 files changed, 14 insertions(+), 0 deletions(-)
 create mode 100644 meta/conf/machine/include/tune-ppc476.inc
Khem Raj - July 16, 2012, 6:02 p.m.
On Mon, Jul 16, 2012 at 10:58 AM, Peter Seebach
<peter.seebach@windriver.com> wrote:
> +GLIBC_EXTRA_OECONF += "${@bb.utils.contains("TUNE_FEATURES", "ppc476", "-with-cpu=476", "", d)}"

have you built an OE internal toolchain with this successfully.?

Patch

diff --git a/meta/conf/machine/include/tune-ppc476.inc b/meta/conf/machine/include/tune-ppc476.inc
new file mode 100644
index 0000000..5d10261
--- /dev/null
+++ b/meta/conf/machine/include/tune-ppc476.inc
@@ -0,0 +1,14 @@ 
+DEFAULTTUNE ?= "ppc476"
+
+require conf/machine/include/powerpc/arch-powerpc.inc
+
+TUNEVALID[ppc476] = "Enable ppc476 specific processor optimizations"
+TUNE_CCARGS += "${@bb.utils.contains("TUNE_FEATURES", "ppc476", "-mcpu=476", "", d)}"
+
+AVAILTUNES += "ppc476"
+TUNE_FEATURES_tune-ppc476 = "m32 fpu-hard ppc476"
+TUNE_PKGARCH_tune-ppc476 = "ppc476"
+PACKAGE_EXTRA_ARCHS_tune-ppc476 = "${PACKAGE_EXTRA_ARCHS_tune-powerpc} ppc476"
+
+# glibc configure options to get 476 specific library (for sqrt)
+GLIBC_EXTRA_OECONF += "${@bb.utils.contains("TUNE_FEATURES", "ppc476", "-with-cpu=476", "", d)}"